Silicon Labs /Series1 /EFR32MG13P /EFR32MG13P632F512GM51 /VDAC0 /CH0CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CH0CTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CONVMODE)CONVMODE 0 (SW)TRIGMODE 0 (PRSASYNC)PRSASYNC 0 (PRSCH0)PRSSEL

TRIGMODE=SW, PRSSEL=PRSCH0

Description

Channel 0 Control Register

Fields

CONVMODE

Conversion Mode

TRIGMODE

Channel 0 Trigger Mode

0 (SW): Channel 0 is triggered by CH0DATA or COMBDATA write

1 (PRS): Channel 0 is triggered by PRS input

2 (REFRESH): Channel 0 is triggered by Refresh timer

3 (SWPRS): Channel 0 is triggered by CH0DATA/COMBDATA write or PRS input

4 (SWREFRESH): Channel 0 is triggered by CH0DATA/COMBDATA write or Refresh timer

5 (LESENSE): Channel 0 is triggered by LESENSE

PRSASYNC

Channel 0 PRS Asynchronous Enable

PRSSEL

Channel 0 PRS Trigger Select

0 (PRSCH0): PRS ch 0 triggers a conversion.

1 (PRSCH1): PRS ch 1 triggers a conversion.

2 (PRSCH2): PRS ch 2 triggers a conversion.

3 (PRSCH3): PRS ch 3 triggers a conversion.

4 (PRSCH4): PRS ch 4 triggers a conversion.

5 (PRSCH5): PRS ch 5 triggers a conversion.

6 (PRSCH6): PRS ch 6 triggers a conversion.

7 (PRSCH7): PRS ch 7 triggers a conversion.

8 (PRSCH8): PRS ch 8 triggers a conversion.

9 (PRSCH9): PRS ch 9 triggers a conversion.

10 (PRSCH10): PRS ch 10 triggers a conversion.

11 (PRSCH11): PRS ch 11 triggers a conversion.

Links

() ()